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Logic Synthesis for Reliability - An Early Start to
Controilling Electromigration and Hot Carrier Effects

Abstract

Designing reliable CMOS chips involve careful circuit design with attention directed to some
of the potential reliability problems such as electromigration and hot carrie:r effects. This
paper considers logic synthesis to handle electromigration and hot carrier degradation early
in the design. phase. The electromigration and the hot carier effects are est,imated at the
gate level using signal activity measure, which is the average number of transitions at circuit
nodes. Logic can be optimally synthesized suited for different applications requiring different
types of inputs for higher reliability and low silicon area. Results have been obtained for

MCNC syntk~esisbenchmark examples.
Category: Logic Synthesis (4.1)
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Introduction

The electrorizigration and hot carrier induced circuit performance degradation is one of primary concerns for long- term reliability of MOS VLSI circuits. The conventioinal approach of
post layout/.fabrication reliability estimation is becoming increasingly costly due to lengthening of the design cycle due to previously unforseen reliability problems. A logical alternative
is to be able to predict reliability at the logic or gate level so that circuits can be synthesized
with reliability in mind. If stochastic properties of primary input signals are known, then
signal activity [4] can be used to predict electromigration and hot carrier induced degradation. Signal activity is associated with average number of transitions occurring at any
particular node of a circuit. Iyer et. al. [6] have shown that signal activity is also a measure
of the stress that can cause failures in digital circuits.
The problem of determining when and how often transitions occur at a node in a digital
circuit is difficult because they depend on the applied input vectors and tlhe sequence in
which they are applied. During the course of normal operation each of these vary widely.
Therefore probabilistic techniques have been resorted to. All reported methods of estimating
the probability of a transition at a circuit node involve estimation of signal probability, which
is the probability that the logic value at a node is a ZERO or an ONE. Computing signal
probabilities has attracted much research [8, 11, 9, 101. In [a], a simple and general but
inefficient scheme based on symbolic algebraic expressions is described. In [Ill, a relatively
efficient algorithm to estimate the range (a sub-range of [0, I]) that the signal probability
of a node lies within is presented. But there exist doubts as to whether the ranges are
narrow enough to be of use. The algorithm presented in [9] is very efficient but the values
computed by it are approximate. A more sophisticated algorithm is proposed by Kapur and
Mercer in [10]. This algorithm works by generating tighter bounds than [0, I.] to assign to
the branch cut at the point of fanout. These bounds are computed by a pred.iction scheme.
The accuracy of the results depends on the performance of the prediction sche:me. There are
classes of circuits for which the prediction scheme fails.

Combinad+ionallogic synthesis have been conventionally targeted to reducing area, critical
path delay, and testability [18]. Recently, power dissipation during the logic synthesis process
has been coilsidered [3]. However, there exists no such tool which consider reliability early
during the design process. Recently, Li and Hajj [17] have been able to use input reordering
at the circuit level to eliminate the hot carrier effect degradation on performance. Sun,
Leblebici, artd Kang have used macro-models for evaluating hot-carrier related degradations
of simple C160S circuits [15]. In this paper we consider two reliability issues - electromigration and hot carrier effects - during the logic synthesis process. The reliability issues
are estimated by modeling the primary inputs of a circuit as stochastic processes having a
certain signal probability (probability that the input has a logic value of OIYE) and signal
activity, which measures the average number of transitions at circuit nodes. As the logic
synthesis process is driven by the input signal probabilities and activities, a particular circuit can be optimally synthesized in different ways suited for different applica~tionsrequiring
different types of inputs. The synthesis process takes two level Boolean logic description
and transforms it into multi-level form to minimize area and at the same tirne increase the
reliability measures. The optimization process is iterative. During each iteration, the best
sub-expression from among all promising common sub-expressions is selected. The objective
function is based on both area and reliability measure.
The paper is organized as follows. Section 2 considers the preliminaries and the basic
definitions required for understanding the signal activity based synthesis proct:ss. Section 2.2
and Section 3 consider signal probability calculation for circuits with reconvergent fanout.
Section 4 corlsiders electromigration and hot electron degradation and models those in terms
of signal activity. Section 5 describes multilevel logic synthesis based on reliability measure.
Results of our analyses on MCNC benchmark examples are given in Section 6. Section 7
summarizes the results and draws the conclusions.

Preliminaries and Definitions
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2.1

Mu:ltilevel logic representation

Multilevel logic can be described by a set 3 of completely specified Boolean functions. Each
Boolean function f E 3,maps one or more input and intermediate signals to an output or
a new intermediate signal. A circuit is represented as a Boolean network. Each node has a
Boolean variable and a Boolean ezpression associated with it. There is a directed edge to a
node g from a node f , if the expression associated with node g contains in it the variable
associated w-ith f in either true or complemented form. A circuit is also vieinred as a set of
gates. Each gate has one or more input pins and (generally) one output pin. Several pins
are electrically tied together by a signal. Each signal connects to the output pin of exactly
one gate, called the driver gate.

2.2

Signal Probability and Signal Activity

This subsection will briefly describe the concepts of signal probability and activity, the details
be a stochastic process which takes the
of which are given in [4]. Let g(t), t E ( - a , +a),
values logical 0 or logical 1, transitioning from one to the other at random timets. A stochastic
process is said to be strict-sense stationary (SSS) if its statistical properties are invariant to
a shift of the time origin. More importantly, the mean of such a process does not change
with time. I:[ a constant-mean process g(t) has a finite variance and is such that g(t) and
g(t

+ T ) become uncorrelated as T + oo, then g(t) is

mean-ergodic. As in (41, we use the

term mean-e~rgodicto refer to regular processes which are mean-ergodic and satisfy the two
conditions of finite-variance and decaying auto-correlation. For such a signal we can define
the following terms:
Definition: The signal probability of signal g is given by:

Definitio~::The signal activity of a logic signal g(t) is given by
n, (TI
A(g) = lim T+m

T

where ng(t) is the number of transitions of g(t) in the time interval between

and

%.

If the primary inputs to the circuit are modeled as mutually independent SS,S mean-ergodic

0-1 processes then the probability of signal g(t) assuming the logic value ONE at any given
time t becornes a constant independent of time and is referred to as the eqztilibrium signal
probability of random quantity g(t) and is denoted by P ( s = I ) , which we refer to simply as
signal proba2)ility. Secondly, A(g) becomes the expected number of transitions per unit time.
Let us consider a multi-input, multi-output logic module M which implem~entsa Boolean
function. M can be a single logic gate or a higher level circuit block. We assume that the
inputs t o M, gl, g2, ..gn are mutually independent processes each having a signal probability
of P(gi), and a signal activity of A(gi), i

< n.

The signal probability at the output can

be easily coinputed using one of the methods described in [12]. For example, if PI,P2,
and P3 are .the input signal probabilities to a three input AND gate, the output signal
probability is given by PlP2P3, whereas, for an OR gate the output signal probability is
1 - (1 - Pl)(L - P2)(l - P3).For an inverter, the ouput signal probability is simply (1 - PI),
where PI is the input signal probability. The signal activity at any output h;, of M is given
by

Here xi, i = I.,

..,n

are the module inputs and dhldg is the boolean difference of function g

with respect to h and is defined by

Figure 1 shows the propagation of signal activity through AND, OR, and NOT gates. The
signal probabilities and the circuit activities at the primary inputs to a circuit are assumed
to be available.
The power dissipation in a CMOS circuit can be modeled in terms of the circuit activity
of the nodes. In CMOS majority of the power is dissipated when there is a transition (ONE
to ZERO or ZERO to ONE) at the ouput of a gate. The rest of the power is dissipated due

Figure 1: Propagation of circuit activities through basic gates
to direct-path short circuit current, and leakage current and are not d ~ m i n ~ a nHence,
t.
the
average power dissipation in a CMOS circuit can be written as [4, 31:

POW EQ,

1

= ZV2D

C Ci A(gi)

summing over all circuit nodes g;. The capacitive load C; at each node of

ix

circuit can be

approximated by the fanout factor at that node.
If the average current drawn from the supply voltage Vdd is I, then the: average power
dissipated in the logic is VddI. Hence, it is clear from Equation (3) that the average supply
current (or Vdd current) is given by

where the silmmation is taken over all circuit nodes g;.
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Acc:urate Signal Probability Calculation

The probability of a logic signal s expressed as P(s = 1) or P, is a real number in the range

[O, 11 which expresses the probability that signal s has logic value 1. It is easy to compute
signal proba,bilities for all nodes in a circuit that does not have reconvergenlt fanout. There

Figure 2: An example circuit with reconvergent fanout
has been m.uch work on bounding or estimating the signal probabilities, but the results
obtained are either inexact or approximate. Since having correct signal pirobabilities was
important to the investigation of the current problem, it was decided to use the general
algorithm p-roposed in [8] and do as efficient an implementation as possible. The algorithm
is as follows.
Algorithm : Compute Signal Probabilities
Inputs : Circuit, signal probabilities of all the inputs
Output : Signal probabilities for all nodes of the circuit
Step 1 : 'For each input signal and gate output in the circuit, assign a unique variable.
Step 2 : Starting at the inputs and proceeding to the outputs, write the expression for

the output 'of each gate as a function (using standard expressions for each gate type for
probability of its output signal in term of its mutually independent input signals) of its
input expres:sions.
Step 3 : Suppress all exponents in a given expression to obtain the correct probability

expression for that signal.
Table 1 illustrates the computation of signal probabilities and circuit activities for a
circuit implementing function y = X I A (x2 V x3) V

22

A x3 as shown in Figure 2.

We devised a data representation for signal probability expressions which is memory
efficient and which allows us to perform the necessary operations efficiently. In this representation we have taken advantage of the fact that exponents have been :suppressed and
therefore, a signal probability expression may contain a variable (assigned to one of the in-

Table 1: Signal probabilities and circuit activities

Node Signal Probability Expression Signal Probability Signal Activity
0.5
2.7
0.5
13.5

b+c-bc
ab ac - abc

0.75
0.375

+

puts) raised to power 1 or may not contain it. So each product term may be re,garded as a set
with variable:^ as its elements. The multiplication of two product terms can be achieved by
taking the urtion of the corresponding sets. The primary inputs of the circuit under consideration are arbitrarily ordered and assigned indices. Let xj, 0

< j < M, be the primary input

signals. Let pj be the signal probability variable (a, b, and c in the example a'bove) assigned
to input xj, i.e. P ( x j = 1) = pj. A product term Q; ( a , bc, -2abc, etc. in the examples
above) is represented as a pair (a;, P;), where both a , and

coefficient of the term and may be negative or positive.
of

Pi are integers.

pi is regarded

cr; is called the

as a bit string. Bit j

pi, written Pij, is 1 if and only if the corresponding product term contains the variable p;

and is 0 otherwise. Hence for the product term -2abc in the example above, coefficient = -2
and the bit array = 111. When two product terms Q; and Q j are multiplied, the resulting
product term. Qk is given by (ak,/Ik), where

a k

= a; * aj, and ,Bk[ =

A

pjl. It

is easy to

see that we can define a full order relation on the set of all possible product terms. Q;
if

pi < pj, where

both

pi and pj are

< Qj

interpreted as integers. Each probability expression

is represented as an ordered list of its product terms, i.e., P ( G ) = (Q1,Q2,.., Q,,).

It is

+

obvious that the sum of two expressions P(G) and P ( H ) can be determined in O ( ~ G n ~ )
time and the product in O(nG * nH) time.
In the preceding discussion it was implicitly assumed that the word size of the machine
is larger than M. When this is not the case multiple words may be used to innplement each

Pi.

We have assumed that the primary input signals (il, .. .i,) are mutually independent. If
they are not, then we can find a set of n mutually independent signals (i;
such that ei~chi j can be expressed in terms of

2;.

,..., ik), n 5

m,

Now, the signal probabilities of ijs will be

given by symbolic expressions containing signal probabilities of i;s. The signal probability
expressions for internal nodes will also be in terms of signal probabilities of i;s rather than
zjs.

Electromigration and Hot Carrier Degradation
Electromigration is a major reliability problem caused by transport of atoms; in a metal line
due to the electron flow and it affects both MOS and bipolar components. 'Thermally activated ions of the conductor which normally self-diffuse in all directions are given a direction
of net motion due to momentum transfer from the conducting electrons. ]Hence, the ions
move "dow~~stream"
with the electrons [16]. A divergence of the ion flux ultimately gives
rise to a circuit failure. A positive divergence leads to an accumulation of va.cancies to form
a void in the metal and ultimately an open circuit. A negative divergence 1ea.d~to a buildup
of metal, called a hillock, which can ultimately lead to a short circuit to adjac~entor overlying
metal. Elec1;romigration is a wearout mechanism and is caused by persistent current stress.
The time-to-failure is a lognormally distributed random variable. It is chara.cterized by the
Mean- Time--to-Failure (MTF), which depends on the current density in the net a1 line. Some
recent models [13] of MTF predict that, at least under pulsed-DC conditions, the average
current is sufficient to predict MTF as follows:

A
MTF =2

J

(5)

where A has a statistical distribution and is independent of J, and J is the ,average current
density. Hence, M T F oc J - 2 . The dependence of M T F on current density at least represent
a first order approximation of current stress in a wire. Equation (4) represents the average
current through a gate in terms of signal activity. In turn current density is proportional to

the average current. Hence, signal activity can can be used to model electromigration efiect

E to the first order of approximation. E for a gate is minimized if 1 2 is minimized or if I
is minimizeld. Hence, from Equation (4), E can be minimized if the followii~gexpression is
minimized:

As

Vddis constant over all the gates of the circuit, the electromigration effect can be repre-

sented

as:

where the slimmation is taken over all the gates.
As MOSFET devices are scaled down to small dimensions, certain physical mechanisms
start to cause degradation in the device parameters, causing major reliability problems.
One such mechanism is the injection of hot carriers into the MOS gate oxide layer [16].
Trapping of these carriers in the gate insulator layer causes degradation in the transistor
transconductance and threshold voltage. Moreover, because oxide charging is cummulative
over time, the phenomenon limit the useful life of a device. Hot carriers are electrons
and holes in. the channel and pinch-off regions of a transistor which have gained so much
energy from lateral electric field produced by the source-drain voltage that their energy
distribution is much greater than would be predicted if they were in thermal equilibrium
with the lattice. The higher mobility of the electrons in silicon makes the impact worse in
n-channel transistors. After the electrons have gained about 1.5 eV of energy, then can lose it
via impact ionization (electron-hole pair creation) which, in turn, gives rise to hole substrate
current. It ir; widely accepted that the MOSFET substrate current is a good indicator of the
severity of the degradation. The average substrate current is given by [17]

where C,, B.; are parameters independent of current, and

Idaand Vdarespec1,ively represent

the drain-source current and voltage. The magnitude of Isubis dependent on the switching

activity of EAOS transistors and the duration a transistor stays in the saturation region.
Since hot carrier degradation occurs when transistor is in saturation region, which in CMOS
circuits, happens only during transitions, it follows that higher the signal activity at the
gate ouput, the more damage a transistor experiences. The duration a transistor stays in
the saturation region is dependent on input slew rate and the load capacitimce of a gate.
The load capacitance is in turn dependent on the fanout of the gate. Hence, the first order
)
be modeled in terms
approximation of hot electron degradation at the gate level ( H g a t e can

of signal activity of a gate output and its fanout factor as follows: .

where Agate and fgate represent the signal activity and fanout of a gate.
One can -write the age of a transistor that has been operating for time T as follows [13]:
-T

2 Ids

I~ub

m

where Idsand Isubare the MOSFET drain to source and substrate currents respectively. W
is the channel width, and H and m are parameters independent of transistor currents.
It can be observed from the equations for E and Hgate that for designing hot carrier
and electrom~igrationresistant circuits at the gate level, the following expres'sion has to be
minimized:

summing over all the gates of the circuit. The above expression is given by R and can be
thought of a s an unreliability factor. The larger is the value of R, the larger will be the
unreliability of the circuit.
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Logic Synthesis for Reliability

A complicated two level Boolean function is often implemented to have ad.ditiona1 levels
between inputs and outputs. Multilevel optimization of a set of such Boolean functions
involves creating new intermediate signals and/or removing some of the existing ones to

achieve reduction in area and to meet other design constraints such as performance. The
global area o'ptimization process of MIS [18] turned out to be very well-suitedl for extensions
to consider t,he impact on reliability of a circuit. The input to the optimiza.tion process is
a set of Boolean functions. A procedure, called kernel finds some or all cube-free multiple
or single cube divisors of each of the functions and retains those divisors which are common
to two or more functions. The best few common divisors are factored out and the affected
functions are simplified by a second procedure called substitution. This proc'ess is repeated
until no common divisors can be found. The "good"ness of a divisor is measured by the
magnitude of area saving it brings about. In our system, this has been extended to take
reliability also into account.

5.1

Factorization

In this section we consider the effect of factoring out a common subexpression from several
expressions and also that of selecting a factor from amongst possible factors.
g(ul, 212, .., uI(); K
vl, v2,

> 1, be a common subexpression of functions fl ,

.., v M ; M> 0 be the nodes internal to g.

f2,

.., fL; L

Let g =

> 2.

Let

Each input uk to g is either primary input

or the output of a node in the circuit. Figure 3 is a pictorial representation of the circuit.
When g is factored out of fl, f 2 ,

.., fL,

the signal probabilities and circuit activities at all the

nodes of the Boolean network remain unchanged. However, the capacitances at the output
of the driver gates of

~ 1 , 2 1 2 ..,ILK
,

change. Each such gate now drives (L - 1) fewer gates

than before. This results in a reduction in the unreliability factor which is given by

Here A ( x ) is the signal activity at node x , nu, is the number of gates belonging to node g
and driven by signal uk (there are gates not belonging to g which are also driven by uk) and

Co is the load capacitance due to a fanout equal to one gate.
The driver gate of the newly created node g drives exactly as many gates as the driver
gates of all i-ts copies (which existed prior to factorization) taken together, so there is no

Figure 3: Factoring a common subexpression

change in this component of reliability. Since there is only one copy of g in .place of L, there
are L - 1 fewer copies of internal nodes vl, vz, .., VM switching. The reliability improvement
is given by

Here nu, is the number of gates driven by signal v,.
The total reliability improvement on factoring out g is the sum the above two components
and is given by

The area saving AA(g) due to a divisor g is found as in [18]. Let T(g) be the number of
literals in the factored form of g. Then,

The net improvement is given by,

Here RT an'd AT are the area and reliability factor of the input Boolean network, and c r ~
and c r ~are weight factors: 0

5.2

5 c r ~c, r I
~ 1, and

CYR

+ a A = 1.0.

The optimization procedure

At the beginning of the optimization procedure, signal probabilities and activities for each
internal and output node is computed. Each time a common divisor g = g(ul, UZ,.., uK) is
factored out, the P ( u k = 1) and A(uk),1 5 k 5 K, are known but P(v, = 1) and A(v,),

1

<m

5 hi, are not. The latter are computed when AR(g) is being evaluated and are

retained. Thus once again P ( s = 1) and A(s), for each node s are known.
The parameter No is used to control the number of kernel intersections (cube free divisors
common to two or more functions) which are substituted into all the functions before the set
of kernel intersections is recomputed. Recomputing after a single subst itutio:n is wasteful as

only some of the functions have changed. On the other hand, with each substitution, some
of the kernel intersections become invalid.
Algorithm : Reliability driven multilevel logic optimization
Inputs : Boolean network F, input signal probability P(xi = 1) and activity A(xi) for
each primary input xi, No
Output : Optimized Boolean network F', P(s = 1) and A(s) for each node in the optimized network.
Step 0 : Compute P(s = 1) and A(s) for each node s in F.

-

Step 1 : Repeat steps 2 through 4.
Step 2 : 0' = UICF
K(f ) , where K (f ) = set of all divisors of f . Set of kernels (cube free
divisors) is computed for each function. G' is the union of all the sets of kernels.
Step 5' :

G = {g I (g

E

GI)

A (g E I<(fi))

(g E K(fj)) A (i

#

j)}. G, the set of

kernel intersections, is the set of those kernels which apply to more than one function.
Step

4 : Repeat

steps 5 through 7 No times

Step 5 : Find g, p,, d, such that

If AA(g) < 0, terminate procedure. g is the kernel intersection which brings about largest
saving. The signal probability and activity of the output signal of g are remembered. If the
area component of total saving is negative, there are no more multiple-cube divisors common
to two or more functions and so we stop.
Step 6 : For all f such that f E F A g E K ( f ) , substitute variable g in f in place of
the subexpression g(ul, ua, ..,uK). Each function, which has the expression g as one of its
kernels, has the new variable g substituted into it in place of the expression.
Step 7 : E' = F U{g}, G = G - {g}. P ( g = 1) = p,, A(g) = d,. New function g is added
to the set of functions F. The newly added node is assigned signal probability and activity
values from step 5.

Table 2: Experimental results
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Implementation and Results

The algorithms for logic synthesis to achieve higher reliability have been implemented in LISP
on an Explorer workstation. Table 2 shows the results for MCNC combinatioi~albenchmark
examples. In each case each input signal was assigned a signal probability of 0.5 and a signal
activity of a randomly generated number (once for every example and then the same value
for all subsecluent runs of that example) in the range from .O1 to 50 million transitions per
second. It sh~ouldbe noted that circuits would be synthesized differently if a different signal
probabilities and activities were used. The area is in terms of literals and th.e unreliability
factor R represents the reliability of the circuit.
(aA= 1,

~ Y R=

0) corresponds to the traditional multilevel optimization where reliability

optimization is not considered. At first the choice of parameters (aA= 0, a~ = 1) may
appear strange, and one may expect the resulting areas to be very large. But as the results
show that is not what happens. Optimization of reliability is achieved by eliminating, at
a time, redundant copies of one subexpression which has higher weighted slum (weighted
by the capacitance at the node) of signal activities at its nodes than other siubexpressions.
Elimination of any common subexpression automatically results in reduction in area.
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Coriclusions

A logic synthesis system has been developed which considers reliability deg:radation due to
electromigrittion and hote carrier effects early in the design phase. Electromigration and
hot carrier t:ffects can be modeled in terms of signal activity, and hence, a

articular circuit

can be synthesized in different ways for different applications which require different types
of inputs. Results on MCNC synthesis benchmarks show that a minimum area circuit is
usually not associated with highest reliability.

The authors would like to thank Farid Najm for many fruitful discussions and Bhanu Kapoor
for letting us to use the Boolean expression factorization utilities he developed.
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